

Publication Year	2021
Acceptance in OA@INAF	2023-12-29T14:48:45Z
Title	DPU-ASW Management of the DCU ERROR REG content with possible off-line recovery actions
Authors	MEDINACELI VILLEGAS, Eduardo; Grimoldi, Raoul; Magraviti, Elio; BALESTRA, Andrea; FARINELLI, Ruben; et al.
Handle	http://hdl.handle.net/20.500.12386/34501



TITLE:	DPU-ASW Management of the DCU ERROR REG content with possible off-line recovery actions				
Date:	20/10/2021 <b>Issue:</b> 1.1				
Reference:	EUCL-IBO-TN-7-035				
Custodian:	Eduardo Medinaceli				

Contributors:	Function:	Date:	Signature:
Raoul Grimoldi	Industry Partner OHB-I		
Elio Mangraviti	Industry Partner OHB-I		
Andrea Balestra	NI-DPU-ASW developer		
Ruben Farinelli	NI-DPU-ASW developer		
Eduardo Medinaceli	DPU-ASW developer / manager		
Chiara Sirignano			
Approved by:	Function:	Date:	Signature:
Stefano Dusini	NI-AIV Manager deputy		
Authorized by:	Function:	Date:	Signature:
Luca Valenziano	Italian NISP Project Manager		

The presented document is Proprietary information of the Euclid Consortium.



### 1. Change-log

Issue	Date	Page	Description Of Change
1.0	01/10/2021	all	First issue
1.1	20/10/2021	- Section 7 - Section 9	<ul> <li>Removed TBDs, and added implementation details</li> <li>Added</li> </ul>
		- Appendixes	- Added

### **Table of Contents**

1.	Change-log	2
2. Applic Refere	Documents cable documents ence documents	3 3
3.	Acronyms	3
4.	On-line documentation	3
5.	DCU - Sidecar interface	4
6.	Description of the DCU ERROR REGISTER handling strategy	4
<b>7. Im</b> DPU	<b>plementation Proposal</b> U-ASW Implementation	<b>17</b> 17
<b>8. NI</b>	SP Telemetry	20
9. So	ftware implementation tests	20
Appe Pro Imp Mo	endix A – Test results using DPU-EQM at LAM at nominal conditions of of concept test plementation proposal test onte Carlo simulation of error injection and classification	21 21 28 35
Appe	endix B – Unit Tests	37
Appe	endix C – Static Tests – Cross Compiling & CLANG analyzer	40
Appe	endix D – Static Test - Polyspace test suit analysis	41
<b>Appe</b> [EU 14/	endix E – Software Configuration Control entries INIDPUASW-165] new DCU_ERROR_REG handling Created: 11/Oct/21 Updated: (Oct/21 Resolved: 11/Oct/21	<b>43</b>
 [EU 14/	INIDPUASW-166] errors associated to EXPOSURE commands Created: 11/Oct/21 Updated: Oct/21 Resolved: 11/Oct/21	45

The presented document is Proprietary information of the Euclid Consortium.

This document shall be used and disclosed by the receiving Party and its related entities (e.g. contractors and subcontractors) only for the purposes of fulfilling the receiving Party's responsibilities under the Euclid Project and that the identified and marked technical data shall not be disclosed or retransferred to any other entity without prior written permission of the document preparer.



### 2. Documents

### **Applicable documents**

AD	Title / Author	Document Reference	Issue	Date
1	Warm Electronics to Focal Plane ICD	EUCL-OPD-ICD-7-001	4.8	06/04/2018
2	NI-DPU ASW Requirement Specifications	EUCL-OPD-RS-7-001	4.6	30/04/2020
3	Digital Control Unit Firmware ICD	EUCL-OPD-ICD-7-002	2.2	05/04/2019

### **Reference documents**

RD	Title / Author	Document Reference	Issue	Date
0	NISP Acronyms List	EUCL-IAP-LI-1-001	2.0	04/05/2013
1	NISP DPU/DCU HW Design Description Document	EUCL-OTO-RP-7-001	4.0	11/07/2016
2	NISP DPU_DCU BSW SW Driver API Interface Document	EUCL-IBO-DOC-7-001	4.0	27/10/2016
3	NISP DCU FPGA Design Description	EUC-TN-ATI-036	4.0	10/04/2018
4	NI-DPU DCU ASW Design Definition Document	EUCL-OPD-RP-7-001	5.4	22/06/2020
5	NISP Flight User Manual Issue	EUCL-IBO-MA-7-005	2.1	03/31/2021
6	NI-DPU ASW: blocking communication issue between SCE and DCU	EUCL-IBO-NCR-7-030	1.0	28/09/2021
7	EUCLID PLM TVAC - Phase 50c - NISP CRT issue	EUCL-ASFT-NCR-1-3-00090	1.0	29/05/2021
8	DPU ASW Static & Unit Test Report	EUCL-OPD-PL-7-005	2.1	17/07/2020

### 3. Acronyms

See [RD0]

### 4. On-line documentation

An on-line copy of this document can be found at:

https://euclid.baltig-pages.infn.it/DPU-ASW/DPUASW\_errorhandling.html

The presented document is Proprietary information of the Euclid Consortium.



### 5. DCU - Sidecar interface

The front-end interface that connects the DCU and the SIDECAR is split into two main sections: science data interface and TMTC interface.

A comprehensive description of these I/F can be found in Section 6.9.2 of [RD3]. Information about DCU drivers handling this interface is shown in [RD2]; while the double sampling mechanism implemented in the SIDECAR science I/F with the DCU can be found in [RD1]. For details on the DPU-ASW management of the DCU-Sidecar interface see [RD4].

### 6. Description of the DCU ERROR REGISTER handling strategy

Following NISP NCR [RD6] and PLM NCR [RD7] a strategy for handling each one of the errors present in the DCU\_ERROR\_REG was given by OHB-I (09/10/2021), including bits which do not correspond to errors i.e., bits 0 to 7 also reported in the same DCU register. The recovery actions, indicated in the next table on the column RECOVERY ACTIONS were also provided. The DPU-ASW team with OHB-I agreed the DPU-ASW actions to be implemented associated to each error (see the column BIT of the next table) on 09/13/2021. These actions are indicated in the column FOSESEE DPU-ASW ACTIONS; for completeness the old DPU-ASW (v1.3.7 used during CSL test campaign) actions are indicated in the last column.

DPU-ASW Management of the DCU ERROR REG content with possible off-line recovery actions	Ref : EUCL-IBO-TN-7-035 Issue : 1.1 Date: 20/10/2021 Page: 5/45
---	--

DCU\_ERROR\_REG (DCU register area 0x0020)

The values in the register are latched and are reset only when the DCU\_CMD\_RESET\_ERROR\_REG command is issued: so, the register reports all the flags that have been raised since the last ERROR\_RESET command [RD3].

Table 1, DCU\_ERROR\_REG description, DPU-ASW foresee actions, plus different options for the recovery action sorted with increasing effects over the NI-Focal Plane state.

ВІТ	NAME	DEFAULT	DESCRIPTION	RECOVERY ACTIONS	FORESEE DPU-ASW	CURRENT (v1.3.7) DPU-ASW
31	SIDECAR_CMD_DONE	0	This bit is raised after the correct execution of a command directed to the SIDECAR. When the start command (SEND_CMD, bit1 of DCU_COMMAND_REG) is sent by the DPU this flag is cleared and it will be raised to '1' only when the current command is executed correctly. NOTE: This status bit is copied also in the error register in order to allow the SW to monitor the execution of the commands and the error occurred with only a single access.	Comment: in case this error is detected the command sent to the SCE shall be considered not valid. Possible recovery actions are: • Reset DCU_ERROR_REG • new communication trial or • reinitialization of the DCU and SCE without power cycle • Reset DCU_ERROR_REG	- Reset TMTC I/F - Return ERROR	- Return ERROR

The presented document is Proprietary information of the Euclid Consortium.

DPU-ASW Management of the DCU ERROR REG content with possible off-line recovery actions	Ref : Issue : Date: Page:	EUCL-IBO-TN-7-035 1.1 20/10/2021 6/45	
---	------------------------------------	--	--

				SCE soft boot		
				<ul> <li>(DCU abort + reset of error reg and SCE soft boot) or</li> <li>Power cycle the DCU</li> </ul>		
30 : 21	reserved	0			- No action	- No action
			-	Comment: these bits are always '0'.	comment: the content is stored in the telemetry register	comment: the content is stored in the telemetry register
20	SDRAM_single_err	0	This bit goes high when a single error has been detected and corrected on the SDRAM memory.	Comment: Single errors are corrected by the EDAC. Recovery action • none	- No action	- Return error
19	SDRAM_double_err	0	This bit goes high when a double error has been detected and not corrected on the SDRAM memory.	Comment: multiple errors cannot be corrected by the EDAC, so corruption of data is expected. Comment2: This error should be monitored on Ground, because most probably errors in images will be present. Recovery action: an analysis is needed only in	- No action	- Return error

The presented document is Proprietary information of the Euclid Consortium.



### DPU-ASW Management of the DCU ERROR REG content with possible off-line recovery actions Ref: EUCL-IBO-TN-7-035 Issue: 1.1 Date: 20/10/2021 Page: 7/45

				case of repeated occurrences and condition described in Comment2 satisfied: • DCU power cycle		
18	LCL_prot_triggered	0	This bit goes high when the signal LCL_STAT goes low for at least 1ms after the DCDC_power_on command is received. After this failure all the SIDECAR power enable are instantly switch off. REMARK: The configuration SIDECAR_keep_ON must be cleared (if it was enabled) before to reset this flag. REMARK: to recover this error the DCU must be reset.	Recovery action • DCU power on and SCE boot	- Return error comment: the isolation of the error is handled by FDIR 28V NISP-FDIR-221	- Return error comment: the isolation of the error is handled by FDIR 28V NISP-FDIR-221
17	HK_prot_triggered	0	This bit goes high when an overvoltage or overcurrent is detected on a protected channel. After this failure all the SIDECAR power enable are instantly switch off and the related information are saved in	Recovery action <ul> <li>DCU power on and</li> <li>SCE boot</li> </ul>	- Return ERROR comment: the isolation of the error is handled by SCE Th FDIR NISP-FDIR-205	- Return ERROR comment: the isolation of the error is handled by SCE Th FDIR NISP-FDIR-205

The presented document is Proprietary information of the Euclid Consortium.



### DPU-ASW Management of the DCU ERROR REG content with possible off-line recovery actions BEG : EUCL-IBO-TN-7-035 Issue : 1.1 Date: 20/10/2021 Page: 8/45

			the HK registers (last acquired value on the SPI channel and SPI channel number). REMARK: The configuration SIDECAR_keep_ON must be cleared (if it was enabled) before to reset this flag. REMARK: to recover this error the DCU must be reset.			
16	Invalid_2V5_val	0	This bit goes high when the command "SET_2V5D" is received and the value of register 2V5_value is outside of the allowed range. This protection can be disabled for debug purpose writing '1' in OVERRIDE_DAC_PROT field of the HK_CONFIG_REG register.	Recovery action: an analysis is needed. To be checked after programming of the 2V5 only. In case the bit has been asserted, an attempt to program a value outside allowed range has been detected and the value has been rejected. A correct value shall be programmed.	- Return error	- Return error
15	Invalid_VDDA_val	0	This bit goes high when the command "SET_VDDA" is received and the value of register VDDA_value is outside of	Recovery action: an analysis is needed. To be checked after programming of the VDDA only.	- Return error	- Return error

The presented document is Proprietary information of the Euclid Consortium.

	Euclid	DPU-AS DCU ERROF off-lii	SW Management of the R REG content with po ne recovery actions	e ssible	Ref : EUCL-IBO-TN- Issue : 1.1 Date: 20/10/2021 Page: 9/45	7-035		
			the allowed range. This protection can be disabled for debug purpose writing '1' in OVERRIDE_DAC_PROT field of the HK_CONFIG_REG register.	In cas asser progr allow detec has b corre progr	te the bit has been ted, an attempt to am a value outside ed range has been tted and the value een rejected. A ct value shall be ammed.			
14	UART_CRC_er	r O	This bit goes high when a CRC error has been detected in the UART TMTC interface between DCU and DRB.	Comr error UART comr execu the D one e ASW. Possi • r t F • F • F • S (DCU error SCE s or • F	nent: in case this is detected on the T/F by the DCU, the nand is not ited. The status of CU may be not the xpected by the ble actions are: einitialization of he DCU (without oowering off SCE) Reset DCU_ERROR_REG GCE soft boot abort + reset of reg and oft boot)	- Retur	n error	- Return error
13	UART_sync_er	r O	This bit goes high when an invalid synchronization word has	See a	bove	- Retur	n error	- Return error

The presented document is Proprietary information of the Euclid Consortium.



Ref: EUCL-IBO-TN-7-035 Issue: 1.1 Date: 20/10/2021 Page: 10/45

			been received from the DRB.			
12	UART_timeout	0	This bit goes high when a timeout has been detected in the UART TMTC interface between DCU and DRB.	See above	- Return error	- Return error
11	TMTC_IF_CRC_err	0	This bit goes high when a CRC error is detected into the reply packet from the SIDECAR.	Comment: In case this error is detected on the SCE TMTC I/F by the DCU, the data received shall be considered not valid. Recovery actions are: • Reset DCU_ERROR_REG • new communication trial or • reinitialization of the DCU (without powering off SCE) • Reset DCU_ERROR_REG • SCE soft boot (DCU abort + reset of error reg and SCE soft boot) or	- Reset TMTC I/F - Return error	- Reset TMTC I/F - Return error

The presented document is Proprietary information of the Euclid Consortium.

Euclid	DPU-ASW N DCU ERROR RE off-line re	Vanagement of the EG content with possible ecovery actions	Ref: EUCL-IBO-TN- Issue: 1.1 Date: 20/10/2021 Page: 11/45	7-035	
		P     E     Note:     block	Power cycle the DCU : CRC is available on read and write only		

				Note: CRC is available on block read and write only		
10	TMTC_IF_parity_err	0	This bit goes high when a parity error is detected into the reply packet from the SIDECAR.	Comment: in case this error is detected on the SCE TMTC I/F by the DCU, the data received shall be considered not valid. Recovery Actions: • Reset DCU_ERROR_REG • new communication trial or • reinitialization of the DCU (without powering off SCE) • Reset DCU_ERROR_REG • SCE soft boot (DCU abort + reset of error reg and SCE soft boot) or • Power cycle the DCU	- Reset TMTC I/F - Return error	- Reset TMTC I/F - Return error

The presented document is Proprietary information of the Euclid Consortium.



9       TMTC IE reply to       0       on single, or block read and write       - Reset TMTC I/F       - R         9       TMTC IE reply to       0       0       on single, or block read and write       - Reset TMTC I/F       - R         1       Comment: In case this error is detected on the SCE TMTC I/F by the DCU, the communication shall be considered not completed. The status of the SCE may be not the one expected by the ASW Recovery Actions:       - Reset       - Reset         1       This bit goes high when a word of the reply packet from the SIDECAR is not received within 255 clock cycle at 10MHz (a bit more of the time needed       - Reset       - Reset         1       DCU_ERROR_REG       - new communication       - received within 255 clock cycle at 10MHz (a bit more of the time needed       - received within 255 clock cycle at 10MHz (a bit more of the time needed       - received within 255 clock cycle at 10MHz (a bit more of the time needed       - new communication       - received within 255 clock cycle at 10MHz (a bit more of the time needed       - new communication       - received within 255 clock cycle at 10MHz (a bit more of the time needed       - new communication       - received within 255 clock cycle at 10MHz (a bit more of the time needed       - new communication       - received within 255 clock cycle at 10MHz (a bit more of the time needed       - new communication       - received within 255 clock cycle at 10MHz (a bit more of the time needed       - received within 255 clock cycle at 10MHz (a bit more of the time needed       - received within 255 cl				
and write       and write         and write       Comment: In case this         error is detected on the       - Reset TMTC I/F         SCE TMTC I/F by the DCU,       - Return error         the communication shall       be considered not         completed. The status of       the SCE may be not the         one expected by the ASW       Recovery Actions:         word of the reply packet       - Reset         from the SIDECAR is not       DCU_ERROR_REG         received within 255 clock       - new         cycle at 10MHz (a bit       communication         more of the time needed       trial				
P       TMTC //F reply to       0				
to receive 2 words) after the previous one. The TMTC interface keep waiting for the arrival of the following words until the end of message.	0 This bit goes high y word of the reply y from the SIDECAR received within 25 cycle at 10MHz (a more of the time r to receive 2 words the previous one. TMTC interface ke waiting for the arr the following word the end of messag	0	TMTC_IF_reply_to	9
(DCU abort + reset of error reg and SCE soft boot)				

The presented document is Proprietary information of the Euclid Consortium.



DPU-ASW Management of the DCU ERROR REG content with possible off-line recovery actions Ref: EUCL-IBO-TN-7-035 Issue: 1.1 Date: 20/10/2021 Page: 13/45

				<ul> <li>Power cycle the DCU</li> </ul>		
8	TMTC_IF_ACK_pulse_to	0	This bit goes high when the acknowledge pulse of a transmitted word is not received within a 1023 clock cycle at 10MHz. The TMTC interface keep waiting for the arrival of the pulse.	Comment: In case this error is detected on the SCE TMTC I/F by the DCU, the communication shall be considered not completed. The status of the SCE may be not the one expected by the ASW. Possible actions are: • Reset DCU_ERROR_REG • new communication trial or • reinitialization of the DCU (without powering off SCE) • Reset DCU_ERROR_REG • SCE soft boot (DCU abort + reset of error reg and SCE soft boot) or	- Reset TMTC I/F - Return error	- Reset TMTC I/F - Return error

The presented document is Proprietary information of the Euclid Consortium.



				<ul> <li>Power cycle the DCU</li> </ul>		
7	Row_timeout	0	This bit goes high when the SIDECAR has not transmitted a valid science data packet within the defined timeout, during the execution of a MACC operation. The timeout is disabled between two consecutive frames.	Comment: Row timeout shall be considered an indication of a problem on the communication with the SCE.	- No action	- No action
6	Line_number_error	0	This bit goes high when the line number received in the header of the packet is not equal to the internal row counter.	Comment: Line Number Error shall be considered an indication of a problem on the communication with the SCE.	- No action	- Return error
5	Science_IF_CRC_err_1	0	This bit goes high when a transmission error has occurred in the science packet and, consequently, a wrong CRC is received. This error is referred only to FIFO_1. This error can be triggered also if a valid synch and block length are received but the transmission by the SCE	Comment: Being the harness delay not known, the Science_IF has been designed to sample on rising and falling edge of the SCE_CLK. At least one of the two sampling times will result in a correct data sampling. So, it is expected that in normal condition FIFO0 or FIFO1 can signal anomalies but not both. So one FIFO only signalling anomalies	- No action	- Return error

The presented document is Proprietary information of the Euclid Consortium.



			is interrupted in the half of the packet.	shall not cause any reaction by the ASW, just reporting in TLM. Both FIFOs signalling anomalies shall be considered an		
				indication of a problem on the communication		
4	Invalid_block_length_1	0	This bit goes high if, after the reception of a valid Synch, an invalid block size is detected. This error is referred only to FIFO 1.	See above.	- No action	- Return error
3	Science_IF_Sync_err_1	0	This bit goes high when the SIDECAR science bus leaves the idle state and the first received byte is different from the synch word. This error is referred only to FIFO_1	See above.	- No action	- Return error
2	Science_IF_CRC_err_0	0	This bit goes high when a transmission error has occurred in the science packet and, consequently, a wrong CRC is received. This error is referred only to FIFO_0. This error can be triggered also if a valid synch and block length are received but the	See above.	- No action	- Return error

The presented document is Proprietary information of the Euclid Consortium.



EUCL-IBO-TN-7-035 Issue: 1.1 20/10/2021 Page: 16/45

			transmission by the SCE			
			is interrupted in the half			
			of the packet.			
			This bit goes high if, after	See above.	- No action	- Return error
			the reception of a valid			
1	Invalid block longth 0	0	Synch, an invalid block			
L	Invalid_block_length_0	0	size is detected. This			
			error is referred only to			
			FIFO_0			
			This bit goes high when	See above.	- No action	- Return error
			the SIDECAR science bus			
			leaves the idle state and			
0	Science_IF_Sync_err_0	0	the first received byte is			
			different from the synch			
			word. This error is			
			referred only to FIFO_0			

The presented document is Proprietary information of the Euclid Consortium.



### 7. Implementation Proposal

To handle all the errors (besides the ones related to the FIFOs, Row\_timeout, Line\_number\_error, SDRAM\_single\_err, SDRAM\_double\_err) with a common strategy: SCE Read and SCE Write functions will return error stopping the execution of the command implementing any of these functions and providing in TLM the error register (DCU\_ERROR\_REG).

In the case when TM/TC errors the TM/TC I/F will be reset, and the error register will be cleared. This implies that in those cases (bits 8-11) is possible that there will be no visibility of the DCU\_ERROR\_REG with the error (bits rise) because it can be cleared, but a TM(5,2) related to the associated command will be issued. This choose allows to restore cyclic operations using the TM/TC interface in the case the reset solves the issue.

The recovery action for all the other cases always implies the reset of the error register followed by the sequences described by OHB in column **RECOVERY ACTIONS** of Table 1.

The intervention in the code is minimized and the recovery procedures are implemented using the **FORESEE DPU-ASW ACTIONS**. A copy of Table 1 with all the information will be documented also in [RD5].

To avoid recursive issues while performing consecutive exposures operation related to data production e.g., inside a command pipeline where several exposure commands are sent, the error severity related to a failure of the exposure command will be increased. In the former implementation a TM(5,2) was rise provoking an event PUS(5,2) which do not stop the command pipeline; in the new implementation instead a TM(5,3) will be rise generating an event PUS(5,3) leading the NI-ICU into SAFE state stopping the command pipeline. Therefore, if during execution any of the following commands fails: SCE\_EXP-NISC0403 will issue error SCE\_EEXP (0x73D0009) and a PUS(5,3) event, SCE\_KTC\_EXP-NISC0402 will issue error SCE\_EKTCEXP (0x73D0011) and a PUS(5,3) event, and SCE\_IPC\_EXP-NISC0401will issue error SCE\_EIPCEXP (0x73D0019) and a PUS(5,3) event. These error assignments can be found on the on-line documentation at https://euclid.baltig-pages.infn.it/DPU-ASW/DPUASW\_errorhandling.html#t06

This mechanism is independent to the DPU's watchdog systems that prevent a system halt due to the non-production of data by the exposure command (WD\_EoE) and the watchdog related to the data processing of a Dither (WD\_EoD) documented in RD-4.

### **DPU-ASW Implementation**

A distinction between different errors and 'warnings' is done according to OHB input summarized in the following table:

The presented document is Proprietary information of the Euclid Consortium.



action

no action;

no action;

no action;

return error:

return error;

return error:

no action;

### DCU ERROR REG bit

- FIFO-like errors (bits 0 5)
- line number (bit 6)
- row timeout (bit7)
- TMTC reset (bits 8 11)
- UART error, (bits 12 14)
- invalid power supply V (bits 15, 16)
- LCL protections (bits 17, 18)
- SDRAM errors, (bits19 20)
- reserved (unused) bits (bits 21 30) no action;
- CMD done (bit31=1)
- CMD not done (bit 31=0)
- no action; resetTMTC(); return error;

resetTMTC(); return error;

- The clear of the DCU\_ERROR\_REG will be done automatically only when the TM/TC I/F is reset internally (TBD)
- In all the other cases when an error is returned, the clear of the register is associated to the recovery action.

Figure 1 shows the implementation philosophy in the DPU-ASW of the new handling of the DCU\_ERROR\_REG.



Figure 1, DPU-ASW new DCU\_ERROR\_REG handling strategy

The presented document is Proprietary information of the Euclid Consortium.

This document shall be used and disclosed by the receiving Party and its related entities (e.g. contractors and subcontractors) only for the purposes of fulfilling the receiving Party's responsibilities under the Euclid Project and that the identified and marked technical data shall not be disclosed or retransferred to any other entity without prior written permission of the document preparer.



The UML timeline diagram of Figure 2 shows the new error injection mechanism associated to errors during execution of commands SCE\_EXP, SCE\_KTCEXP, and SCE\_IPCEXP denoted in the figure as SCE\_EXP().



Figure 2, UML timeline diagram showing the implementation of the error injection associated to errors during execution of command SCE\_EXP, SCE\_KTC and SCE\_IPC (represented with SCE\_EXP()).The Spacecraft (SpC), the NISP ICU, NISC DPU, and the DPU-ASW Error task (tERR) and command task (tCMD) are represented with lifelines. Events TM(1,7) positive command verification, and error TM(5,3) generating an event PUS(5,3) are also shown; as well as the change of state of NISP associated to this last event. The end-point shows the stop of the SpC's command pipeline.

The presented document is Proprietary information of the Euclid Consortium.



The configuration control entries associated to this implementation are (attached in Appendix E), on-line versions at:

https://issues.infn.it/jira/browse/EUNIDPUASW-165

https://issues.infn.it/jira/browse/EUNIDPUASW-166

### 8. NISP Telemetry

The DCU\_ERROR\_REG (32 bit) is saved for each DCU in telemetry using the following parameters according to MIB-3.68:

For DPU 1: NIST0905, NIST1033, NIST1161, NIST1289, NIST1417, NIST1545, NIST1673, NIST1801 (parameter description: NISP\_DPUAG\_DC1-8\_Error\_Reg) For DPU 2: NIST5001, NIST5129, NIST5257, NIST5385, NIST5513, NIST5641, NIST5769, NIST5897 (parameter description: NISP\_DPUBG\_DC1-8\_Error\_Reg)

### 9. Software implementation tests

The version including the management of the DCU\_ERROR\_REG was extensively tested at LAM using a cryogenic setup composed by the DPU-EQM equipped with 3 SCEs. Also, a custom delay line was used to force the sampling the data using FIFO\_0 or FIFO\_1. The results can be found in Appendix A.

The continuous integration engine was applied to the software, including unit testing, and static testing. All the result are included in Appendixes B, C, and D.

The software changes are tracked using the DPU-ASW configuration control toolkit, and entries related to the new implementation are reported in Appendix E.



### Appendix A – Test results using DPU-EQM at LAM at nominal conditions

Here are reported the slides discussed during the two NRBs where the results of the preliminary tests of the new implementation were presented. In the slides are described the different setups used during the tests at LAM. The first presentation shows the 'proof of concept' results, where FIFO-like errors were not considered in the error management. The second presentation 'Implementation proposal', shows the results of the final implementation of the DCU\_ERRO\_REG management implementation, and results of the error handling are shown for different errors injected using a debugger connected to the DPU-EQM. A Monte Carlo study simulating the injection of different errors and their classification is also included.





Results of the DPU-ASW tests during the NISP investigation at LAM, 13-18 September 2021

E. Medinaceli DPU-ASW manager for the NISP team

The presented document is Proprietary information of the Euclid Consortium.



EUCL-IBO-TN-7-035 Ref : Issue : 11 20/10/2021 Date: Page: 22/45

### Software Implementation

The provisionary patch DPU-ASWv1.3.7.1 was used only to prove the concept of the SW modification following NCR EUCL-ASFT-NCR-1-3-00090.

In this version internal actions triggered by "errors" related to FIFO\_0 and FIFO\_1 were excluded from the ReadSCE and WriteSCE functions

### Test Setup

Using the LAM setup:

- DPU-EQM equipped with 4 SCEs operating at different temperatures (cryo/warm)

- DPU-ASWv1.3.7.1 was loaded in the DPU-EQM E2PROM (image 2) using the NISP MEM load service (1553 I/F PUS Service 6)

- No debugging tools were used during the test

### Equipment:

- DPU-EM using 4 DCUs
- JIG board connected to DCU1
- delay line connected to DCU1 (with different lengths)
- 4 flight-like SCEs connected using ERIOS feedthrough flight-like length of NISP harnesses

### Auxiliar equipment:

- Markury electronics (stand-alone SCE readout system)
- Oscilloscope interfaced with JIG
- ICU-EQM powered by ICU-TE
- CCS-SCOE



### Test cases

The following error conditions seen at CSL were tested triggering both FIFO\_0 and FIFO\_1 errors independently and once at the time on DCU1. Broadcast exposures were done using 4 DCUs

(1) HSK stop while images acquisition

- (2) consecutive exposures (using one or more detectors) when any FIFO error is generated
- (3) ASICs current increase using sequence: SCE\_EXP with the 'CSL error condition', ALIVENESS check, 2<sup>nd</sup> SCE\_EXP

### Test results

Test cases (1), (2) and (3) were executed using 4 DCUs. Only in DCU1 were injected (fake) "communication errors", inducing the data sampling on FIFO\_0 and in FIFO\_1 using SCE Temperature [K different length of dedicated delay lines.

1st test session on 17/09/2021 started at 7:30 PM (UTC) at SCE T ~ 122 K

2nd test session on 18/09/2021 started at 8:50 AM (UTC) at SCE\_T ~ 302 K

- see next slides

Plots prepared with C. Sirignano



The presented document is Proprietary information of the Euclid Consortium.





The presented document is Proprietary information of the Euclid Consortium.



Tests using DPU ASW version 1.3.7.1 injecting FIFO\_0 errors @LAM 18/9/2021 using 3xDither of 4xMACC(2,2,2) = 12 broadcast exposures





The presented document is Proprietary information of the Euclid Consortium.



Tests using DPU ASW version 1.3.7.1 injecting FIFO\_0 errors @LAM 18/9/2021 using 3xDither of 4xMACC(2,2,2) = 12 broadcast exposures



Tests using DPU ASW version 1.3.7.1 injecting FIFO\_1 errors @LAM 18/9/2021 using 3xDither of 4xMACC(2,2,2) = 12 broadcast exposures



The presented document is Proprietary information of the Euclid Consortium.



EUCL-IBO-TN-7-035 Ref : Issue : 1.1 Date: 20/10/2021 26/45 Page:

### Tests using DPU ASW version 1.3.7.1 injecting FIFO\_0 errors

Using the sequence: SCE EXP NISC0403, SCE ALIVE NISC0408, SCE EXP NISC0403



### Tests using DPU ASW version 1.3.7.1 injecting FIFO\_1 errors Using the sequence: SCE EXP NISC0403, SCE ALIVE NISC0408, SCE EXP NISC0403

Test case (3)



The presented document is Proprietary information of the Euclid Consortium.



### Conclusions

The error conditions encountered during CSL's PLM test campaign were solved with the new 'SW concept of design'. All the scenarios were tested injecting both FIFO\_0 and FIFO\_1 'errors' independently in a single DCU while operating with 4 DCUs/SCEs. Verifications were performed at an operational temperature of SCE ~122 K ("cold") and at "warm" SCE ~302 K.

Test Summary:

Test condition: (1) HSK stop during image acquisition, (2) consecutive exposures after any FIFO error occurrence:

- no stop of the SCE HSK retrieval during 4 consecutive broadcast acquisitions using 4 detectors, one reporting FIFO\_0 'errors' at cold
 - no stop of the SCE HSK retrieval during 12 consecutive broadcast acquisitions using 4 detectors, one reporting FIFO\_0 'errors' at warm
 - no stop of the SCE HSK retrieval during 12 consecutive broadcast acquisitions using 4 detectors, one reporting FIFO\_0 'errors' at warm

Test condition: (3) ASIC current increase using the sequence: SCE\_EXP (with presence of FIFO 'errors'), ALIVENESS check, SCE\_EXP

- no SCE current increase (any power line) following the trigger sequence when FIFO\_0 'errors' were injected in DCU1, at warm - no SCE current increase (any power line) following the trigger sequence when FIFO\_1 'errors' were injected in DCU1, at warm

### Next Activities

A new DPU-ASW version will be prepared considering the 'concept of design' described before. It will also include the new input provided by OHB-I.

This activities will be associated to a SW NCR, therefore OHB inputs and the new SW implementation will be discussed in a NRB. Further SW investigations related to the new SW version will be held next week at LAM using the same setup at room temperature.



### Repetition of the error condition with DPU-ASWv1.3.7 (used at CSL) during LAM setup verification

The presented document is Proprietary information of the Euclid Consortium.



 Ref :
 EUCL-IBO-TN-7-035

 Issue :
 1.1

 Date:
 20/10/2021

 Page:
 28/45

### **Implementation proposal test**

Results of the DPU-ASW dedicated tests during the NISP investigation at LAM, 27-30 September 2021

E. Medinaceli DPU-ASW manager for the NISP team

### DCU\_ERROR\_REG treatment implementation

A distinction between different errors and 'warnings' is done according to OHB input:

### DCU ERROR REG bit

- FIFO-like errors (bits 0 - 5) no action; - line number (bit 6) no action; - row timeout (bit7) no action; - TMTC reset (bits 8 – 11) resetTMTC(); return error; - UART error, (bits 12 - 14) return error; - invalid power supply V (bits 15, 16) return error; - LCL protections (bits 17, 18) return error; - SDRAM errors, (bits19 - 20) no action; - reserved (unused) bits (bits 21 - 30) no action; - CMD done (bit31=1) no action; - CMD not done (bit 31=0) resetTMTC(); return error;

(blue actions differs from the OLD error treatment)

- Severity of HW errors were rediscussed with OHB (10/8/2021)
- The clear of the DCU\_ERROR\_REG will be done automatically

action

- only when the TM/TC I/F is reset internally  $\rightarrow$  could lead to visibility of TM/TC errors - In all the other cases when an error is returned, the clear of the
- register is associated to the recovery action - TM(5,3) will be assigned when SCE\_EXP command fails (SCE\_KTC\_EXP, SCE\_IPC\_EXP)

SCE Read & SCE Write internal 'error' handling



updated since NRB of 9/29/2021

The presented document is Proprietary information of the Euclid Consortium.



 Ref :
 EUCL-IBO-TN-7-035

 Issue :
 1.1

 Date:
 20/10/2021

 Page:
 29/45



The presented document is Proprietary information of the Euclid Consortium.

This document shall be used and disclosed by the receiving Party and its related entities (e.g. contractors and subcontractors) only for the purposes of fulfilling the receiving Party's responsibilities under the Euclid Project and that the identified and marked technical data shall not be disclosed or retransferred to any other entity without prior written permission of the document preparer.

Validation Tests: using Tornado 2.2 debugger



FIFO-like errors example, using error 0x80000007

# DPU-ASW Management of the DCU ERROR REG content with possible off-line recovery actions

 Ref :
 EUCL-IBO-TN-7-035

 Issue :
 1.1

 Date:
 20/10/2021

 Page:
 30/45



# NO error injected in TLM(5,2) verified DCU\_ERROR\_RG saved in TLM

ı

The presented document is Proprietary information of the Euclid Consortium.



 Ref :
 EUCL-IBO-TN-7-035

 Issue :
 1.1

 Date:
 20/10/2021

 Page:
 31/45

Also, the reset of the DCU\_ERROR\_REG was tested verifying the TLM value after the reset

ı







 Ref:
 EUCL-IBO-TN-7-035

 Issue:
 1.1

 Date:
 20/10/2021

 Page:
 32/45



### The presented document is Proprietary information of the Euclid Consortium.



 Ref :
 EUCL-IBO-TN-7-035

 Issue :
 1.1

 Date:
 20/10/2021

 Page:
 33/45



The presented document is Proprietary information of the Euclid Consortium.



 Ref :
 EUCL-IBO-TN-7-035

 Issue :
 1.1

 Date:
 20/10/2021

 Page:
 34/45



The presented document is Proprietary information of the Euclid Consortium.



### Monte Carlo simulation of error injection and classification

### Simulations of DCU\_ERROR\_REG content



### command done + FIFO-like + line number error + row timeout

100x10<sup>6</sup> events were simulated, all combinatory – see 'FIFO errors plot' (bottom left) between 0x8000000 and 0x80000FF = 1000 0000 0000 0000 0000 0000 1111 1111 (command done + FIFO-like + line number error + row timeout)





Ref : EUCL-IBO-TN-7-035 Issue : 1.1 Date: 20/10/2021 Page: 36/45

### TM/TC errors

100x10<sup>6</sup> events were simulated (all combinatory – see 'TMTC errors plot') between 8000 0100 and 8000 0F00 = 1000 0000 0000 0000 0000 0001 0000 0000 - 1000 0000 0000 0000 0000 1111 0000 0000



Classificator results: flag = 1 = TM/TC errors = return error

### No command done errors (using the FIFO-like errors' range)

 $100 \times 10^6$  events were simulated (all combinatory – see 'No CMD done plot') between 0x00000000 and 0x00000080 using the FIFO-like errors range



Classificator results: flag =  $5 \equiv \text{No CMD}$  done = resetTMTC(); return error;



### <u> Appendix B – Unit Tests</u>

The following is the output of the Parasoft C/C++ test suit implementing the unit testing of only functions involved on the DCU\_ERROR\_REG management:

🖾 PARASOFT. C/	°C++tes	t° Rep	ort			
Us	er configuration: Lo 10/12/21	ad Test Results 11:05:34	(Files)			
Test Project Name	EST EX	ECUTI Tasks	ON	Exe	cuted Test Case	15
	Fix Runtime Error Detection Violations	Fix Unit Test Problems	Review Unit Test Outcomes	Passed	Failed	Total
DPU_CmdExec	0	0	22	22	0	2
Total [0:00:00]	0	0	22	22	0	2

SCE Read and Write functions were correctly tested with a coverage of 100%

CE\_RW.c -- 100% [123/123 executable lines]

- ReadSCE -- 100% [42/42 executable lines]
- WriteSCE -- 100% [59/59 executable lines]
- reset\_SCETMTC -- 100% [22/22 executable lines]

Unit Test report of the ASW functions ReadSCE and WriteSCE after DPU-ASW bug detection

FILE COVERAGE: 100% (123/123 EXECUTABLE LINES)

Notes: source file contains three functions, the total number of tests is divided in the following wayWriteSCE(12 tests)ReadSCE(6 tests)Reset\_SCETMTC(4 tests)

This document reports updated Unit Tests only for functions WriteSCE and ReadSCE while tests for Reset\_SCETMTC are reported in RD-8.

STATUS WriteSCE(int32\_t dcu\_id, uint32\_t addr, uint32\_t data)

FUNCTION COVERAGE: 100% (59/59 EXECUTABLE LINES)

TEST CASE: WriteSCE\_1
Stub of the function outlen = write(asw\_dcu\_sdc[dcu\_id], (char\_t \*)&data, 4)
returning outlen = 1
STATUS: -1

The presented document is Proprietary information of the Euclid Consortium.

This document shall be used and disclosed by the receiving Party and its related entities (e.g. contractors and subcontractors) only for the purposes of fulfilling the receiving Party's responsibilities under the Euclid Project and that the identified and marked technical data shall not be disclosed or retransferred to any other entity without prior written permission of the document preparer.



### TEST CASE: WriteSCE\_2

stub of the function ioctl(asw\_dcu\_sdc[dcu\_id], IOC\_SIDECAR\_SEND\_COMMAND, (int)&cmd)
returning OK+1 (==1)
STATUS: 1

### TEST CASE: WriteSCE\_3

dcu\_id=5
Stub of the function ioctl(asw\_dcu[dcu\_id], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int)&error)
returning OK+1 (=1)
STATUS: 1

### TEST CASE: WriteSCE\_4

dcu\_id=5
Stub of the function ioctl(asw\_dcu[dcu\_id], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int)&error)
returning OK and assign error=0x64
This means that bit 31 is 0 and verifies the condition
if( (error&MASK\_TMTC\_global) || ((error>>31) == 0) )
STATUS: -1

### TEST CASE: WriteSCE\_5

dcu\_id=5 Stub of the function ioctl(asw\_dcu[dcu\_id], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int)&error) returning OK and assigning error=0x800F0000 (bit 31 and 18-21) This verifies the condition "if (error&MASK\_UART\_global)" STATUS: -1

### TEST CASE: WriteSCE\_6

dcu\_id=5 Stub of the function ioctl(asw\_dcu[dcu\_id], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int)&error) returning OK and assugning error=0x80000001 (bit 0and 31) STATUS: 0

### TEST CASE: WriteSCE\_7

When calling the function *ioctl(asw\_dcu[dcu\_id], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int)&error)* assign error=DCU\_IF\_COPY\_STATUS\_SIDECAR\_CMD\_DONE (bit 31) **STATUS: 0** 

### TEST CASE: WriteSCE\_8

dcu\_id=DPU\_BRD\_DEV
Stub of the function ioctl(asw\_dcu[i], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int)&error)
returning -1
STATUS: -1

### TEST CASE: WriteSCE\_9

dcu\_id=DPU\_BRD\_DEV
Stub of the function ioctl(asw\_dcu[i], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int)&error)
returning OK and set error=0x0
this satifies condition if( (error&MASK\_TMTC\_global) || ((error>>31) == 0) )
STATUS: -1

The presented document is Proprietary information of the Euclid Consortium.



### TEST CASE: WriteSCE\_10

dcu\_id=DPU\_BRD\_DEV Stub of *the function ioctl(asw\_dcu[i], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int)&error)* returning OK and set error 0x80010000 this satisfies the condition if( error&MASK\_UART\_global ) **STATUS: -1** 

### TEST CASE: WriteSCE\_11

dcu\_id=DPU\_BRD\_DEV Stub of the function *ioctl(asw\_dcu[i], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int)&error*) returning OK and set error=0x80000001 (bit 0 and 31) **STATUS: 0** 

### TEST CASE: WriteSCE\_12

dcu\_id=DPU\_BRD\_DEV Stub of the function *ioctl(asw\_dcu[i], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int)&error)* returning OK and set error=DCU\_IF\_COPY\_STATUS\_SIDECAR\_CMD\_DONE **STATUS: 0** 

STATUS ReadSCE(int32\_t dcu\_id, uint32\_t addr, uint32\_t nword16)

### FUNCTION COVERAGE: 100% (42/42 EXECUTABLE LINES)

### TEST CASE: ReadSCE\_1

Stub of the function *ioctl(asw\_dcu\_sdc[dcu\_id], IOC\_SIDECAR\_SEND\_COMMAND, (int32\_t)&cmd)* returning OK+1 (=1) **STATUS: -1** 

### TEST CASE: ReadSCE\_2

Stub of the function *ioctl(asw\_dcu[dcu\_id], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int32\_t)&lerr)* returning OK+1 (=1) STATUS: -1

### TEST CASE: ReadSCE\_3

Stub of the *function ioctl(asw\_dcu[dcu\_id], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int32\_t)&lerr)* returning OK and set lerr=0 **STATUS: -1** 

### TEST CASE: ReadSCE\_4

Stub of the function *ioctl(asw\_dcu[dcu\_id], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int32\_t)&lerr)* returning OK and set lerr=0x80010000 This satisfies the condition if( error&MASK\_UART\_global ) **STATUS: -1** 

### TEST CASE: ReadSCE\_5

Stub of the function *ioctl(asw\_dcu[dcu\_id], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int32\_t)&lerr)* 

The presented document is Proprietary information of the Euclid Consortium.



returning OK and set lerr=0x80000001 STATUS: 0

### TEST CASE: ReadSCE\_6

Stub of the *function ioctl(asw\_dcu[dcu\_id], IOC\_DCU\_IF\_DIAG\_GET\_ERROR, (int32\_t)&lerr)* returning OK and set lerr=DCU\_IF\_COPY\_STATUS\_SIDECAR\_CMD\_DONE Stub of the function *outlen = read(asw\_dcu\_sdc[dcu\_id], (char\_t \*)sidecarData, size)* returning outlen != size **STATUS -1** 

### Appendix C – Static Tests – Cross Compiling & CLANG analyzer

The following is the output of the Jenkins suit implementing the cross-compilation and CLANG analyzer results concerning functions involved on the DCU\_ERROR\_REG management:

Started by user JenkinsUser **Running as SYSTEM** Building in workspace /var/lib/jenkins/workspace/DPU ASW [WS-CLEANUP] Deleting project workspace... [WS-CLEANUP] Done using credential 21ab0769-a9c3-45d3-8acd-cf3761da9905 Cloning the remote Git repository Cloning repository https://baltig.infn.it/euclid/DPU-ASW.git > git init /var/lib/jenkins/workspace/DPU ASW # timeout=10 Fetching upstream changes from https://baltig.infn.it/euclid/DPU-ASW.git > git --version # timeout=10 using GIT ASKPASS to set credentials > git fetch --tags --progress -- https://baltig.infn.it/euclid/DPU-ASW.git +refs/heads/\*:refs/remotes/origin/\* # timeout=10 > git config remote.origin.url https://baltig.infn.it/euclid/DPU-ASW.git # timeout=10 > git config --add remote.origin.fetch +refs/heads/\*:refs/remotes/origin/\* # timeout=10 > git config remote.origin.url https://baltig.infn.it/euclid/DPU-ASW.git # timeout=10 Fetching upstream changes from https://baltig.infn.it/euclid/DPU-ASW.git using GIT ASKPASS to set credentials > git fetch --tags --progress -- https://baltig.infn.it/euclid/DPU-ASW.git +refs/heads/\*:refs/remotes/origin/\* # timeout=10 > git rev-parse refs/remotes/origin/master^{commit} # timeout=10 > git rev-parse refs/remotes/origin/origin/master^{commit} # timeout=10 Checking out Revision 896839296cd9937541143828acbf3d3deec6c96c (refs/remotes/origin/master) > git config core.sparsecheckout # timeout=10 > git checkout -f 896839296cd9937541143828acbf3d3deec6c96c # timeout=10 Commit message: "added TM(5,3) errors to SCE EXP, SCE KTCEXP, and SCEIPCEXP" > git rev-list --no-walk c3214ad43fb91412f8ee78d0f3a6bd51acab2ad3 # timeout=10 [DPU ASW] \$ /bin/bash /tmp/jenkins8135916845810769394.sh

\_\_\_\_\_\_

The presented document is Proprietary information of the Euclid Consortium.

This document shall be used and disclosed by the receiving Party and its related entities (e.g. contractors and subcontractors) only for the purposes of fulfilling the receiving Party's responsibilities under the Euclid Project and that the identified and marked technical data shall not be disclosed or retransferred to any other entity without prior written permission of the document preparer.



[DPU ASW] \$ /bin/bash /tmp/jenkins2206036317123280442.sh

powerpc-linux-gnu-gcc-6 -c -o SCE\_RW.o -g -O0 -mcpu=604 -mstrict-align -ansi -fno-builtin -I. -I/home/andrea/Tornado2.2/target/h/ -I./../DPU\_Include -I./../BasicSW/BSP -I./../BasicSW/HDSW/include -DCPU=PPC604 -DTOOL\_FAMILY=gnu -DTOOL=gnu -mlongcall -Wall -Wextra -Wuninitialized -Wshadow -Wundef -Wformat=2 -Wlogical-op -fstrict-overflow -Wstrict-overflow=5 -Wcast-qual -Wdisabled-optimization -Winit-self -Wmissing-include-dirs -Wredundant-decls -fdiagnostics-show-option -mcpu=604 -mstrict-align SCE\_RW.c

scan-build: Using '/usr/lib/llvm-3.8/bin/clang' for static analysis /usr/share/clang/scan-build-3.8/bin/../libexec/ccc-analyzer -c -o SCE\_RW.o -g -O0 -mcpu=604 -mstrict-align -ansi fno-builtin -l. -l/home/andrea/Tornado2.2/target/h/ -l./../DPU\_Include -l./../BasicSW/BSP -I./../BasicSW/HDSW/include -DCPU=PPC604 -DTOOL\_FAMILY=gnu -DTOOL=gnu -mlongcall -Wall -Wextra -Wuninitialized -Wshadow -Wundef -Wformat=2 -Wlogical-op -fstrict-overflow -Wstrict-overflow=5 -Wcast-qual -Wdisabled-optimization -Winit-self -Wmissing-include-dirs -Wredundant-decls -fdiagnostics-show-option mcpu=604 -mstrict-align SCE\_RW.c

scan-build: Removing directory '/tmp/scan-build-2021-10-13-162207-3419-1' because it contains no reports. scan-build: No bugs found.

------

Finished: SUCCESS

The overall results for DPU-ASWv1.3.8 can be found at:

https://euclid.baltig-pages.infn.it/DPU-ASW/Jenkins/JenkinsBuildDPU-ASWv1.3.8.txt

### Appendix D – Static Test - Polyspace test suit analysis

The following is the output of Polyspace results concerning functions involved on the DCU\_ERROR\_REG management:

### **Summary By File**

File	<b>Defects (Reviewed)</b>
C:\Users\e_med\workdir\EUCLID\ASW_TAGS\ASWv1.3.8\DPU_CmdExec\SCE_RW.c	0 (0)

Verifying sources compliance ...

\*\*\* Verifying GNU C 6.x sources

Verifying sources ... Verifying SCE\_RW.c (37/54)

The presented document is Proprietary information of the Euclid Consortium.

This document shall be used and disclosed by the receiving Party and its related entities (e.g. contractors and subcontractors) only for the purposes of fulfilling the receiving Party's responsibilities under the Euclid Project and that the identified and marked technical data shall not be disclosed or retransferred to any other entity without prior written permission of the document preparer.



100

\*\*\* Bug-finder - Global analysis done

Ending at: Thu Oct 14 16:03:03 2021 User time for global: 00:00:04.20 (4.2real, 4.2u + 0s (0.08gc)) User time for polyspace-bug-finder: 00:07:39 (459.39real, 459.39u + 0s (0.61gc))

\*\*\* End of Polyspace analysis

The overall results for DPU-ASWv1.3.8 can be found at:

https://euclid.baltig-pages.infn.it/DPU-ASW/Polyspace/ASW\_test\_BugFinder.html

Global summary:

### **Polyspace Bug Finder**

### Detailed Report for Project: ASW\_test



 all cases already documented/discussed for DPU-ASWv1.3.7 in EUCL-OPD-PL-7-005 DPU ASW Static & Unit Test Report
 none related to the new implementation

Analysis Author(s): e\_med Polyspace Version(s): Polyspace Bug Finder 3.3 (R2020b Update 5) Project Version(s): 1.0 Result Folder(s): C:\Users\e\_med\Documents\Polyspace\_Workspace\ASW\_test\Module\_1\BF\_Result

Published 14-Oct-2021 16:21:05

The presented document is Proprietary information of the Euclid Consortium.



### Appendix E – Software Configuration Control entries

[EUNIDPUASW-165] new DCU_ERROR_REG handling Created: 11/Oct/21 Updated: 14/Oct/21 Resolved: 11/Oct/21				
Status:	Done			
Project:	Application software for the Euclid NISP DPU			
Component/s:	<u>Commands</u>			
Affects Version/s:	DPU-ASW_v1.3.7.1			
Fix Version/s:	DPU-ASW v1.3.7.2			

Туре:	New Feature	Priority:	Minor	
Reporter:	Eduardo Medinaceli Villegas	Assignee:	Eduardo Medinaceli Villegas	
<b>Resolution:</b>	Done	Votes:	0	
Labels:	None			
Remaining Estimate:	Not Specified			
Time Spent:	Not Specified			
Original Estimate:	Not Specified			

Attachments:

2ndTestSession@LAM.pdf

### Description

Function get\_DCUerror(uint32\_t errorreg) called in DCU\_ERROR\_REG test done in ReadSCE and WriteSCE removed.

### Codes removed:

#define IOCDCU\_ERROR\_PREFIX 0xA6800000 /\* ASW DCU error prefix \*/
#define IOCDCU\_IF\_ERROR\_OP\_NOT\_COMPLETED (IOCDCU\_ERROR\_PREFIX) /\* SCE Operation not completed \*/
#define IOCDCU\_IF\_ERROR\_SDRAM\_SINGLE\_ERR (IOCDCU\_ERROR\_PREFIX + (1U << 19U)) /\* 0xA6880000 \*/
#define IOCDCU\_IF\_ERROR\_SDRAM\_DOUBLE\_ERR (IOCDCU\_ERROR\_PREFIX + (1U << 18U)) /\* 0xA6880000 \*/
#define IOCDCU\_IF\_ERROR\_SDRAM\_DOUBLE\_ERR (IOCDCU\_ERROR\_PREFIX + (1U << 17U)) /\* 0xA6880000 \*/
#define IOCDCU\_IF\_ERROR\_INVALID2V5D (IOCDCU\_ERROR\_PREFIX + (1U << 16U)) /\* 0xA6810000 \*/
#define IOCDCU\_IF\_ERROR\_INVALID2V5D (IOCDCU\_ERROR\_PREFIX + (1U << 15U)) /\* 0xA6808000 \*/
#define IOCDCU\_IF\_ERROR\_INCVALID\_VDDA (IOCDCU\_ERROR\_PREFIX + (1U << 15U)) /\* 0xA6808000 \*/
#define IOCDCU\_IF\_ERROR\_UART\_CRC (IOCDCU\_ERROR\_PREFIX + (1U << 14U)) /\* 0xA6804000 \*/
#define IOCDCU\_IF\_ERROR\_UART\_SYNC (IOCDCU\_ERROR\_PREFIX + (1U << 12U)) /\* 0xA6801000 \*/
#define IOCDCU\_IF\_ERROR\_UART\_SYNC (IOCDCU\_ERROR\_PREFIX + (1U << 12U)) /\* 0xA6801000 \*/
#define IOCDCU\_IF\_ERROR\_UART\_TIMEOUT (IOCDCU\_ERROR\_PREFIX + (1U << 12U)) /\* 0xA6801000 \*/
#define IOCDCU\_IF\_ERROR\_TMTC\_CRC (IOCDCU\_ERROR\_PREFIX + (1U << 11U)) /\* 0xA6800800 \*/
#define IOCDCU\_IF\_ERROR\_TMTC\_CRC (IOCDCU\_ERROR\_PREFIX + (1U << 12U)) /\* 0xA6800800 \*/
#define IOCDCU\_IF\_ERROR\_TMTC\_CRC (IOCDCU\_ERROR\_PREFIX + (1U << 12U)) /\* 0xA6800800 \*/
#define IOCDCU\_IF\_ERROR\_TMTC\_CRC (IOCDCU\_ERROR\_PREFIX + (1U << 12U)) /\* 0xA6800800 \*/
#define IOCDCU\_IF\_ERROR\_TMTC\_CRC (IOCDCU\_ERROR\_PREFIX + (1U << 10U)) /\* 0xA6800800 \*/
#define IOCDCU\_IF\_ERROR\_TMTC\_PARITY (IOCDCU\_ERROR\_PREFIX + (1U << 10U)) /\* 0xA6800400 \*/
#define IOCDCU\_IF\_ERROR\_TMTC\_PARITY (IOCDCU\_ERROR\_PREFIX + (1U << 10U)) /\* 0xA6800400 \*/
#define IOCDCU\_IF\_ERROR\_TMTC\_TARINCUT (IOCDCU\_ERROR\_PREFIX + (1U << 10U)) /\* 0xA6800400 \*/
#define IOCDCU\_IF\_ERROR\_TMTC\_TARINCUT (IOCDCU\_ERROR\_PREFIX + (1U << 10U)) /\* 0xA6800400 \*/
#define IOCDCU\_IF\_ERROR\_TMTC\_TIMEOUT (IOCDCU\_ERROR\_PREFIX + (1U << 10U)) /\* 0xA6800200 \*/
#define IOCDCU\_IF\_ERROR\_TMTC\_TIMEOUT (IOCDCU\_ERROR\_PREFIX + (1U << 10U)) /\* 0xA6800200 \*/
#define

This document shall be used and disclosed by the receiving Party and its related entities (e.g. contractors and subcontractors) only for the purposes of fulfilling the receiving Party's responsibilities under the Euclid Project and that the identified and marked technical data shall not be disclosed or retransferred to any other entity without prior written permission of the document preparer.



#define IOCDCU\_IF\_ERROR\_TMTC\_ACK\_PULSE (IOCDCU\_ERROR\_PREFIX + (1U << 8U)) /\* 0xA6800100 \*/
#define IOCDCU\_IF\_ERROR\_ROW\_TIMEOUT (IOCDCU\_ERROR\_PREFIX + (1U << 7U)) /\* 0xA6800080 \*/
#define IOCDCU\_IF\_ERROR\_LINE\_NUMBER (IOCDCU\_ERROR\_PREFIX + (1U << 6U)) /\* 0xA6800040 \*/
#define IOCDCU\_IF\_ERROR\_SCIENCE\_CRC\_1 (IOCDCU\_ERROR\_PREFIX + (1U << 5U)) /\* 0xA6800020 \*/
#define IOCDCU\_IF\_ERROR\_INVALID\_LEN\_1 (IOCDCU\_ERROR\_PREFIX + (1U << 4U)) /\* 0xA6800010 \*/
#define IOCDCU\_IF\_ERROR\_SCIENCE\_SYNC\_1 (IOCDCU\_ERROR\_PREFIX + (1U << 4U)) /\* 0xA6800008 \*/
#define IOCDCU\_IF\_ERROR\_SCIENCE\_CRC\_0 (IOCDCU\_ERROR\_PREFIX + (1U << 20)) /\* 0xA6800004 \*/
#define IOCDCU\_IF\_ERROR\_INVALID\_LEN\_0 (IOCDCU\_ERROR\_PREFIX + (1U << 10)) /\* 0xA6800002 \*/
#define IOCDCU\_IF\_ERROR\_SCIENCE\_SYNC\_0 (IOCDCU\_ERROR\_PREFIX + (1U << 00)) /\* 0xA6800002 \*/</pre>

Comments

Comment by Eduardo Medinaceli Villegas [ 11/Oct/21 ]

 Tested new implementation of the DCU\_ERROR\_REG handling using bitmasks see attached slides [^2ndTestSession@LAM.pdf]

Comment by Eduardo Medinaceli Villegas [14/Oct/21]

ReadSCE and WriteSCE (broadcast and non) functions of SCE\_RW.C implements the following test over the DCE\_ERROR\_REG:

```
/* DCU ERROR REG handling*/
MASK TMTC global = 0x00000F00; /* bits 8-11 */
MASK UART_global = 0x0007F000; /* bits 12-18 UART, Voltages, protections */
if (error != DCU IF COPY STATUS SIDECAR CMD DONE) { /* all errors, different than 0x80000000 */
if( (error&MASK_TMTC_global) || ((error>>31) == 0) )
 {
  reset_SCETMTC(dcu_id); ERRORLOGID(SCE_EACC, dcu_id); return ERROR;
 }
 else if( error&MASK UART global )
 {
  ERRORLOGID(SCE EACC, dcu id); return ERROR;
 }
 else{ /* bits 0-7, 19-30 */
  /* no action */
} else { /* 0x8000000 bit 31 */
/* no action */
```

This document shall be used and disclosed by the receiving Party and its related entities (e.g. contractors and subcontractors) only for the purposes of fulfilling the receiving Party's responsibilities under the Euclid Project and that the identified and marked technical data shall not be disclosed or retransferred to any other entity without prior written permission of the document preparer.



# [EUNIDPUASW-166] errors associated to EXPOSURE commands Created: 11/Oct/21 Updated: 14/Oct/21 Updated: 14/Oct/21 Resolved: 11/Oct/21 Status: Done Project: Application software for the Euclid NISP DPU Component/s: error\_handling Affects DPU-ASW\_v1.3.7.2 Version/s: DPU-ASW\_v1.3.8

Туре:	New Feature	Priority:	Major	
Reporter:	Eduardo Medinaceli Villegas	Assignee:	Eduardo Medinaceli Villegas	
Resolution:	Done	Votes:	0	
Labels:	None			
Remaining Estimate:	Not Specified			
Time Spent:	Not Specified			
Original Estimate:	Not Specified			

Attachments:

DCU\_ERR\_REG\_handling\_UML.gif

### Description

added TM(5,3) errors to SCE\_EXP, SCE\_KTCEXP, and SCEIPCEXP

### Comments

Comment by Eduardo Medinaceli Villegas [14/Oct/21]

Injected TM(5,3) in:

ASWFullErrorLog(errno, sce\_ID, taskIdSelf(), cmd1553ID, SCE\_EIPCEXP, crit\_high); /\* SCE\_IPCEXP \*/ ASWFullErrorLog(errno, sce\_ID, taskIdSelf(), cmd1553ID, SCE\_ETEXP, crit\_high); /\* SCE\_ETEXP \*/ ASWFullErrorLog(errno, sce\_ID, taskIdSelf(), cmd1553ID, SCE\_EEXP, crit\_high); /\* SCE\_EXP \*/ ASWFullErrorLog(errno, sce\_ID, taskIdSelf(), cmd1553ID, SCE\_EKTCEXP, crit\_high); /\* SCE\_KTCEXP \*/

The presented document is Proprietary information of the Euclid Consortium.

This document shall be used and disclosed by the receiving Party and its related entities (e.g. contractors and subcontractors) only for the purposes of fulfilling the receiving Party's responsibilities under the Euclid Project and that the identified and marked technical data shall not be disclosed or retransferred to any other entity without prior written permission of the document preparer.