Please use this identifier to cite or link to this item:
http://hdl.handle.net/20.500.12386/31054
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Goz, David | en_US |
dc.contributor.author | BERTOCCO, SARA | en_US |
dc.contributor.author | TAFFONI, Giuliano | en_US |
dc.contributor.author | CORETTI, Igor | en_US |
dc.date.accessioned | 2021-09-27T08:36:37Z | - |
dc.date.available | 2021-09-27T08:36:37Z | - |
dc.date.issued | 2021 | en_US |
dc.identifier.uri | http://hdl.handle.net/20.500.12386/31054 | - |
dc.identifier.uri | http://dx.doi.org/10.20371/INAF/TechRep/96 | - |
dc.description.abstract | The OmpSs@FPGA programming model allows offloading application functionality to Xilinx Field Programmable Gate Arrays (FPGAs). The OmpSs compiler splits the code (written in C/C++ high level language) in two parts, targeting the host and the FPGA. The first is usually compiled by the GNU Compiler Collection (GCC), while the latter is given to the Xilinx Vivado HLS tool (hereafter HLS) for high level synthesis to VHDL and bitstream used to program the FPGA. OmpSs@FPGA is based on compiler directives, which allow the programmer to annotate the part of the code to automatically exploit all Symmetric MultiProcessor system (smp) and FPGA resource available in the execution platform. This technical report provides both descriptive and hands-on introductions to build application-specific FPGA systems using the high-level OmpSs@FPGA tool. The goal is to give the reader a baseline view of the process of creating an optimized hardware design annotating C-based code with HLS directives. We assume the reader has a working knowledge of C/C++, and familiarity with basic computer architecture concepts (e.g. speedup, parallelism, pipelining). | en_US |
dc.language.iso | eng | en_US |
dc.publisher | O.A. Trieste | en_US |
dc.title | Software acceleration on Xilinx FPGAs using OmpSs@FPGA ecosystem | en_US |
dc.type | Technical report | - |
dc.relation.medium | ELETTRONICO | - |
dc.relation.numberofpages | 87 | en_US |
dc.type.referee | REF_2 | - |
dc.description.numberofauthors | 4 | en_US |
dc.relation.scientificsector | FIS/05 - ASTRONOMIA E ASTROFISICA | en_US |
dc.type.miur | 298 Altro | - |
dc.relation.series | INAF Technical Reports - Rapporti Tecnici INAF | - |
dc.relation.fund | H2020 | en_US |
dc.description.oa | 1 – prodotto con file in versione Open Access (allegare il file al passo 5-Carica) | en_US |
dc.contributor.referee1 | BALDINI, Veronica | en_US |
dc.contributor.referee2 | VITELLO, FABIO ROBERTO | en_US |
dc.identifier.report | 96 | * |
item.openairecristype | http://purl.org/coar/resource_type/c_18cf | - |
item.openairetype | Technical report | - |
item.languageiso639-1 | en | - |
item.cerifentitytype | Publications | - |
item.grantfulltext | open | - |
item.fulltext | With Fulltext | - |
crisitem.author.dept | O.A. Trieste | - |
crisitem.author.dept | O.A. Trieste | - |
crisitem.author.dept | O.A. Trieste | - |
crisitem.author.dept | O.A. Trieste | - |
crisitem.author.orcid | 0000-0001-9808-2283 | - |
crisitem.author.orcid | 0000-0003-2386-623X | - |
crisitem.author.orcid | 0000-0002-4211-6816 | - |
crisitem.author.orcid | 0000-0001-9374-3249 | - |
Appears in Collections: | 4.01 Rapporti tecnici INAF |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
INAF_OATs_Technical_Report___OmpSs_FPGA___OpenAccess.pdf | submitted INAF technical report | 5.55 MB | Adobe PDF | View/Open |
Page view(s)
151
checked on Apr 25, 2024
Download(s)
166
checked on Apr 25, 2024
Google ScholarTM
Check
Items in DSpace are published in Open Access, unless otherwise indicated.