ATTENZIONE! IL REPOSITORY E’ APERTO ESCLUSIVAMENTE ALL’IMMISSIONE DEI RAPPORTI TECNICI (COLLEZIONE 4.01). NON E’ POSSIBILE INSERIRE PRODOTTI IN TUTTE LE ALTRE COLLEZIONI, A CAUSA DI PROBLEMI TECNICI. THE REPOSITORY IS OPEN EXCLUSIVELY FOR THE SUBMISSION OF TECHNICAL REPORTS (COLLECTION 4.01). SUBMISSIONS TO ALL OTHER COLLECTIONS ARE TEMPORARILY UNAVAILABLE, DUE TO TECHNICAL ISSUES.
 

The ExaNeSt Project: Interconnects, Storage, and Packaging for Exascale Systems

Date Issued
2016
Author(s)
Katevenis, M.
•
Chrysos, N.
•
Marazakis, M.
•
Mavroidis, I.
•
Chaix, F.
•
Kallimanis, N.
•
Navaridas, J.
•
Goodacre, J.
•
Vicini, P.
•
Biagioni, A.
•
Paolucci, P. S.
•
Lonardo, A.
•
Pastorelli, E.
•
Cicero, F. Lo
•
Ammendola, R.
•
Hopton, P.
•
Coates, P.
•
•
Cozzini, S.
•
Kersten, M.
•
Zhang, Y.
•
Sahuquillo, J.
•
Lechago, S.
•
•
Lietzow, B.
•
Everett, D.
•
Perna, G.
DOI
Abstract
ExaNest is one of three European projects that support a ground-breaking computing architecture for exascale-class systems built upon power-efficient 64-bit ARM processors. This group of projects share an "everything-close" and "share-anything" paradigm, which trims down the power consumption - by shortening the distance of signals for most data transfers - as well as the cost and footprint area of the installation - by reducing the number of devices needed to meet performance targets. In ExaNeSt, we will design and implement: (i) a physical rack prototype and its liquid-cooling subsystem providing ultra-dense compute packaging, (ii) a storage architecture with distributed (in-node) non-volatile memory (NVM) devices, (iii) a unified, low-latency interconnect, designed to efficiently uphold desired Quality-of-Service guarantees for a mix of storage with inter-processor flows, and (iv) efficient rack-level memory sharing, where each page is cacheable at only a single node. Our target is to test alternative storage and interconnect options on actual hardware, using real-world HPC applications. The ExaNeSt consortium brings together technology, skills, and knowledge across the entire value chain, from computing IP, packaging, and system deployment, all the way up to operating systems, storage, HPC, big data frameworks, and cutting-edge applications.
Funding(s)
Coverage
2016 Euromicro Conference on Digital System Design (DSD)
Start page
60
Conferenece
2016 Euromicro Conference on Digital System Design (DSD)
Conferenece place
Limassol, Cyprus
Conferenece date
31 Aug.-2 Sept., 2016
Uri
Url
Rights
restricted
File(s)
Loading...
Thumbnail Image
Name

07.pdf

Description
[Administrators only]
Size

569.18 KB

Format

Adobe PDF

Checksum (MD5)

866f10f31ff1e6c33fbb976916710322